 cirosantilli/verilog/display_tb.v

module display_tb;
    initial
    begin
        $display("hello world");
        $finish;
    end
endmodule