Binary decoder (source code)

= Binary decoder
{wiki}

A <combinational logic> circuit mapping a binary input code to selected output lines. In a one-of-$k$ register-address decoder, line $i$ is asserted exactly when the address equals $i$, optionally combined with an enable. This selects which <processor register> may capture a common write-data word.