Clock cycle (source code)

= Clock cycle

One complete repetition of a periodic <clock signal>, for example from one rising <clock edge> to the next. Its duration is the <clock period>. A <synchronous sequential circuit> can update its stored state once per designated <clock edge>; a one-cycle output pulse remains asserted for one such interval.