Clock edge
= Clock edge
A designated transition of a clock signal at which a <synchronous sequential circuit> updates its stored <bits>. Next-state functions use the state immediately before the edge, and all stored <bits> update together. This convention is essential when composing circuits: a combinational output computed from the old state can be sampled at that edge, while an additional stored output introduces another cycle of delay.