Combinational critical path
= Combinational critical path
The <combinational critical path> is a longest propagation-delay path through a <combinational logic> circuit. Register-to-register clock timing also includes launch delay, setup time and clock uncertainty. Putting two functional units in series adds their dependent delays; operating them in parallel instead contributes the slower branch plus any subsequent selection delay.