Memory management unit (source code)

= Memory management unit
{title2=MMU}
{wiki}

The hardware that performs <address translation> and access checks. Whether a <TLB miss> is resolved entirely by hardware or with <operating system> assistance depends on the architecture.