 Verilog (source code)

by Ciro Santilli (@cirosantilli, 37)

= Verilog
{c}
{wiki}

Examples under \a[verilog], more details at <Verilator>.

 Back to article page