Brian Jeff wrote Arm's 2013 overview of its Cortex-A mobile processor roadmap. The article distinguishes architectural generations and implementation choices, explaining the Cortex-A8 as a dual-issue processor that preserves instruction issue order.[ref]
A Walk Through the Cortex-A Mobile Roadmap by Brian Jeff. 19 November 2013, byline and Cortex-A8 section
The distinction is concrete: issuing two independent instructions in a cycle is compatible with maintaining program order. It does not by itself imply out-of-order execution, which permits ready instructions to proceed around stalled ones subject to correctness constraints. This example separates issue width from scheduling policy, two different dimensions of microarchitecture. The attribution here concerns Jeff's identified technical explanation; a product overview is not evidence that its author individually designed every processor it describes.
New to topics? Read the docs here!