 NAND gate

A logic gate computing the logical negation of the logical conjunction of its inputs. Thus $\mathrm{NAND}(x_1,\dots ,x_k)=\neg (x_1\wedge \cdots \wedge x_k)$. It implements a logical disjunction of complemented inputs by De Morgan laws.