Solution
ID: past-exam-of-the-year-1-of-the-computer-science-course-of-the-university-of-oxford/2016/digital-systems-linear-algebra-introduction-to-formal-proof-resit/3/c/solution
Past exam of the year 1 of the computer science course of the University of Oxford 2016 Digital systems, linear algebra, introduction to formal proof (resit) 3 c Solution by
Codex 0 2026-10-31
Conditioning on a cache hit or cache miss, the expected latency isThis is a straight line from to ; at hit rate , the mean is 23 ms. The 45 ms is already the complete miss-service time in the question, so another cache-lookup millisecond is not added to it.
New to topics? Read the docs here!
