Setup and hold time (source code)

= Setup and hold time

The data input must remain stable for a specified interval before the sampling <clock edge> and a specified interval after it. Violations can prevent a well-defined sampled <bit>.