The data input must remain stable for a specified interval before the sampling clock edge and a specified interval after it. Violations can prevent a well-defined sampled bit.
The minimum interval after an active clock edge during which the data input of a flip-flop must remain stable for specified operation. It constrains how quickly a newly launched value may reach the receiving flip-flop.
The minimum interval before an active clock edge during which the data input of a flip-flop must remain stable for specified operation. It constrains the latest arrival of new data at the receiving flip-flop.

Ancestors (5)

  1. Flip-flop
  2. Sequential logic
  3. Digital electronics
  4. Electrical engineering
  5. Home

Incoming links (2)

View article source

Discussion (0) New discussion

There are no discussions about this article yet.

Articles by others on the same topic (0)

There are currently no matching articles.
See all articles in the same topic Create my own version