A combinational logic circuit adding two input bits to a sum bit and carry bit . An exclusive or gate and an AND gate implement it. The identity follows by checking the four input pairs. A half adder has no input carry, so adding three equally weighted bits needs a different circuit or multiple stages.
New to topics? Read the docs here!