The POWER processor architecture family, whose shared-memory ordering uses dependency rules and barriers such as
sync, lwsync and isync. The relevant ordering examples are documented in Understanding POWER Multiprocessors (2011). New to topics? Read the docs here!