The POWER processor architecture family, whose shared-memory ordering uses dependency rules and barriers such as sync, lwsync and isync. The relevant ordering examples are documented in Understanding POWER Multiprocessors (2011).

Ancestors (3)

  1. Instruction set architecture
  2. Computer science
  3. Home

Incoming links (2)

View article source

Discussion (0) New discussion

There are no discussions about this article yet.

Articles by others on the same topic (0)

There are currently no matching articles.
See all articles in the same topic Create my own version