Setup and hold time

ID: setup-and-hold-time

The data input must remain stable for a specified interval before the sampling clock edge and a specified interval after it. Violations can prevent a well-defined sampled bit.

New to topics? Read the docs here!