A temporary excursion of an output logic signal to its active level. A clocked controller may specify the duration in complete clock periods, rather than relying on an analogue delay.

Ancestors (3)

  1. Digital electronics
  2. Electrical engineering
  3. Home

Incoming links (1)

View article source

Discussion (0) New discussion

There are no discussions about this article yet.

Articles by others on the same topic (0)

There are currently no matching articles.
See all articles in the same topic Create my own version