For sinusoidal steady state with the convention, complex impedance is the phasor ratio , encoding both amplitude ratio and phase. From , an ideal inductor has ; from , a capacitor has .
The original diagram has in series, and in parallel. ThusWith the right supply node as the reference, the two unloaded voltage divider outputs are and . Subtracting givesThe series-RL parallel-RC bridge balance is . Equating its real and imaginary coefficients givesThese ideal components balance the bridge at any frequency, not just the test frequency.
At , the current amplitude through is . Using peak rather than RMS supply amplitude,In the DC steady state the inductor is a short and the capacitor is open. Both dividers have equal resistors, so each midpoint is at2.5V and the bridge stays balanced. The upper-branch current is0.100A, giving .
For the high-input-resistance voltmeter, hold the other components fixed. At the DC balance,The DC bridge resistance resolution is a local readout resolution, or0.08% of , not a total uncertainty allowing for supply, component calibration or voltmeter loading. [ref]