A combinational logic circuit mapping a binary input code to selected output lines. In a one-of- register-address decoder, line is asserted exactly when the address equals , optionally combined with an enable. This selects which processor register may capture a common write-data word.
New to topics? Read the docs here!