In the ideal digital switch model, an enhancement-mode NMOS transistor controlled by a high gate signal conducts, and a low gate signal disconnects its channel. Series devices implement logical conjunction of conducting conditions; parallel devices implement logical disjunction. An NMOS transistor pull-down network connects a CMOS output to the low supply rail.
New to topics? Read the docs here!