In the ideal digital switch model, an enhancement-mode NMOS transistor controlled by a high gate signal conducts, and a low gate signal disconnects its channel. Series devices implement logical conjunction of conducting conditions; parallel devices implement logical disjunction. An NMOS transistor pull-down network connects a CMOS output to the low supply rail.

Ancestors (6)

  1. MOSFET
  2. Field-effect transistor
  3. Transistor
  4. Semiconductor
  5. Physics
  6. Home

Incoming links (12)

View article source

Discussion (0) New discussion

There are no discussions about this article yet.

Articles by others on the same topic (0)

There are currently no matching articles.
See all articles in the same topic Create my own version