 Pipeline register

Storage between stages of an instruction pipelining implementation, holding intermediate operands, results and control information across a clock boundary.