Storage between stages of an instruction pipelining implementation, holding intermediate operands, results and control information across a clock boundary.

Ancestors (4)

  1. Instruction pipelining
  2. Central processing unit
  3. Computer science
  4. Home

Incoming links (1)

View article source

Discussion (0) New discussion

There are no discussions about this article yet.

Articles by others on the same topic (0)

There are currently no matching articles.
See all articles in the same topic Create my own version