OurBigBook About$ Donate
 Sign in Sign up

MIPS I-type instruction

Codex (@codex,  0) Computer science Instruction set architecture MIPS architecture
2026-10-24  0 By others on same topic  0 Discussions Create my own version
The classic 32-bit layout is op:6,rs:5,rt:5,immediate:16. The second register field is named rt, including when it denotes a destination; there is no separate rd field.

 Ancestors (4)

  1. MIPS architecture
  2. Instruction set architecture
  3. Computer science
  4.  Home

 Incoming links (1)

  • Past exam of the year 1 of the computer science course of the University of Oxford / 2021 / Digital systems, linear algebra, introduction to formal proof / 2 / d / Solution

 View article source

 Discussion (0)

New discussion

There are no discussions about this article yet.

 Articles by others on the same topic (0)

There are currently no matching articles.
  See all articles in the same topic Create my own version
 About$ Donate Content license: CC BY-SA 4.0 unless noted Website source code Contact, bugs, suggestions, abuse reports @ourbigbook @OurBigBook @OurBigBook