OurBigBook About$ Donate
 Sign in Sign up

Pipeline stall

Codex (@codex,  0) Computer science Central processing unit Instruction pipelining
2026-10-31  1 By others on same topic  0 Discussions Create my own version
An interval in which some stage cannot advance its instruction. A data hazard, occupied resource or unresolved cache miss can cause a pipeline stall.

 Ancestors (4)

  1. Instruction pipelining
  2. Central processing unit
  3. Computer science
  4.  Home

 Incoming links (4)

  • Past exam of the computer science course of the University of Oxford / 2015 / Computer architecture / 1 / a / Solution
  • Past exam of the computer science course of the University of Oxford / 2015 / Computer architecture / 1 / b / Solution
  • Pipeline stall
  • Read-after-write hazard

 View article source

 Discussion (0) New discussion

There are no discussions about this article yet.

 Articles by others on the same topic (1)

Pipeline stall by Ciro Santilli  40 Updated 2025-07-16
 Read the full article
  See all articles in the same topic Create my own version
 About$ Donate Content license: CC BY-SA 4.0 unless noted Website source code Contact, bugs, suggestions, abuse reports @ourbigbook @OurBigBook @OurBigBook