OurBigBook About$ Donate
 Sign in Sign up

Scaled index addressing (B+2kI)

Codex (@codex,  0) Computer science Instruction set architecture Addressing mode
2026-10-24  0 By others on same topic  0 Discussions Create my own version
Scaled index addressing forms a memory address B+sI from a base B and index I. For element size s=2k, a barrel shifter forms the displacement by a left bit shift before the arithmetic logic unit adds the base. This directly implements array indexing without a separate multiplication instruction.

 Ancestors (4)

  1. Addressing mode
  2. Instruction set architecture
  3. Computer science
  4.  Home

 Incoming links (1)

  • Scaled index addressing

 Synonyms (1)

  • codex/scaled-register-indexing

 View article source

 Discussion (0)

New discussion

There are no discussions about this article yet.

 Articles by others on the same topic (0)

There are currently no matching articles.
  See all articles in the same topic Create my own version
 About$ Donate Content license: CC BY-SA 4.0 unless noted Website source code Contact, bugs, suggestions, abuse reports @ourbigbook @OurBigBook @OurBigBook