A shift register accepting one sample at each clock edge and exposing every stored stage as a parallel output.

Ancestors (6)

  1. Shift register
  2. Digital register
  3. Sequential logic
  4. Digital electronics
  5. Electrical engineering
  6. Home

Incoming links (1)

View article source

Discussion (0) New discussion

There are no discussions about this article yet.

Articles by others on the same topic (0)

There are currently no matching articles.
See all articles in the same topic Create my own version