OurBigBook
About
$
Donate
Sign in
+
Sign up
Ciro Santilli
@cirosantilli
36
Follow (9)
Message
Incoming links:
GDSII
Show body
Body
0
Place and route
Updated
2025-04-24
+
Created
1970-01-01
View more
Given
a
bunch
of interlinked
standard cell library
elements from the
logic synthesis
step, actually decide where exactly they are going to go on 2D (stacked 2D)
integrated circuit
surface
.
Sample output format of
place and route
would be
GDSII
.
Total
articles
:
1