OurBigBook
About
$
Donate
Sign in
Sign up
Logic synthesis
Ciro Santilli
(
@cirosantilli,
37
)
...
Information technology
Computer
Computer hardware
Semiconductor device fabrication
Electronic design automation
Electronic design automation phase
Updated
2025-07-16
0
Like
0 By others
on same topic
0 Discussions
Create my own version
Step of
electronic design automation
that
maps
the
register transfer level
input (e.
g
.
Verilog
) to
a
standard cell library
.
The output of this step is another
Verilog
file, but one that exclusively
uses
interlinked
cell
library
components.
Ancestors
(9)
Electronic design automation phase
Electronic design automation
Semiconductor device fabrication
Computer hardware
Computer
Information technology
Area of technology
Technology
Home
Incoming links
(2)
Electronic design automation
Place and route
View article source
Discussion
(0)
Subscribe (1)
New discussion
There are no discussions about this article yet.
Articles by others on the same topic
(0)
There are currently no matching articles.
See all articles in the same topic
Create my own version