A chain of digital registers that transfers each stored value to the next stage at a clock edge. A serial-in parallel-out shift register exposes the stored history simultaneously. With the current input and delayed samples, combinational logic can evaluate a function of the latest samples.
New to topics? Read the docs here!