Fetch and decode the MIPS I-type instruction, read and , and subtract their values in the arithmetic logic unit. The zero flag is one exactly when they are equal. The branch target isThe branch selector chooses that target when and make the diagram's condition equal to . Otherwise it chooses . Neither registers nor data memory are written. The control signals areDashes are don't-care conditions because register write enable is zero. The immediate goes to the branch-target adder, while the main ALU's second input remains the value in .
Articles by others on the same topic
There are currently no matching articles.