Processor clock period ($T_{\mathrm{clk}}$)

The interval between successive designated clock edges of a processor's clock signal. In a synchronous sequential circuit it must be long enough for the required register-to-register propagation and setup timing.