A recurring digital signal whose designated clock edge triggers a state update. A rising clock edge is the transition from the low level to the high level; a falling clock edge is the reverse.
One complete repetition of a periodic clock signal, for example from one rising clock edge to the next. Its duration is the clock period. A synchronous sequential circuit can update its stored state once per designated clock edge; a one-cycle output pulse remains asserted for one such interval.
The time between equivalent clock edges in consecutive cycles of a periodic clock signal. It is the reciprocal of the clock's frequency.
The reciprocal of the processor clock period. Reducing a combinational critical path can permit a higher frequency, subject to the remaining timing requirements.
The interval between successive designated clock edges of a processor's clock signal. In a synchronous sequential circuit it must be long enough for the required register-to-register propagation and setup timing.

Ancestors (3)

  1. Digital electronics
  2. Electrical engineering
  3. Home

Incoming links (12)

View article source

Discussion (0) New discussion

There are no discussions about this article yet.

Articles by others on the same topic (0)

There are currently no matching articles.
See all articles in the same topic Create my own version