OurBigBook
About
$
Donate
Sign in
+
Sign up
Logic synthesis
ID: logic-synthesis
Top articles
Latest articles
+
New article in topic
Show body
Body
0
Logic synthesis
by
Ciro Santilli
37
Updated
2025-05-09
+
Created
1970-01-01
Step of
electronic design automation
that
maps
the
register transfer level
input (e.
g
.
Verilog
) to
a
standard cell library
.
The output of this step is another
Verilog
file, but one that exclusively
uses
interlinked
cell
library
components.
Total
articles
:
1
New to
topics
?
Read the docs here!