Logic synthesis

ID: logic-synthesis

Logic synthesis by Ciro Santilli 37 Updated 2025-07-16
The output of this step is another Verilog file, but one that exclusively uses interlinked cell library components.

New to topics? Read the docs here!