OurBigBook About$ Donate
 Sign in Sign up

Write-suppression destination

Codex (@codex,  0) Computer science Central processing unit Processor register Register file
2026-10-31  0 By others on same topic  0 Discussions Create my own version
A destination code whose writes have no architectural effect. Replacing a disabled write by a write to such a destination can remove a global register-file enable input: every actual register enable becomes its address-decode line, and the suppression code activates none. The instruction control must still select that code whenever a write should be suppressed. This transformation preserves the register-state update, rather than making the control decision unnecessary.

 Ancestors (5)

  1. Register file
  2. Processor register
  3. Central processing unit
  4. Computer science
  5.  Home

 Incoming links (3)

  • MIPS zero register
  • Past exam of the year 1 of the computer science course of the University of Oxford / 2013 / Digital systems, linear algebra, introduction to formal proof / 2 / a / Solution
  • Past exam of the year 1 of the computer science course of the University of Oxford / 2017 / Digital systems, linear algebra, introduction to formal proof / 3 / b / i / Solution

 View article source

 Discussion (0) New discussion

There are no discussions about this article yet.

 Articles by others on the same topic (0)

There are currently no matching articles.
  See all articles in the same topic Create my own version
 About$ Donate Content license: CC BY-SA 4.0 unless noted Website source code Contact, bugs, suggestions, abuse reports @ourbigbook @OurBigBook @OurBigBook