Homosexuality Updated 2025-07-16
Coming out Updated 2025-07-16
Penis Updated 2025-07-16
Vagina Updated 2025-07-16
Gang bang Updated 2025-07-16
Sexy Updated 2025-07-16
Female Updated 2025-07-16
Male Updated 2025-07-16
Dildo Updated 2025-07-16
BLAST (biotechnology) Updated 2025-07-16
BLAST is a sequence alignment.
The NCBI free-to-use BLAST server: blast.ncbi.nlm.nih.gov/Blast.cgi. Having a centralized query server is fundamental, because the gain of sequence alignment really comes from having one huge database to link information together, which is best centralized.
Film about the semiconductor industry Updated 2025-07-16
Semiconductor company Updated 2025-07-16
This section is about companies that design semiconductors.
For companies that manufature semiconductors, see also: company with a semiconductor fabrication plant.
Chinese semiconductor industry Updated 2025-07-16
Semiconductor research institute Updated 2025-07-16
Semiconductor equipment maker Updated 2025-07-16
As mentioned at youtu.be/16BzIG0lrEs?t=397 from Video "Applied Materials by Asianometry (2021)", originally the companies fabs would make their own equipment. But eventually things got so complicated that it became worth it for separate companies to focus on equipment, which then then sell to the fabs.
Power, performance and area Updated 2025-07-16
This is the mantra of the semiconductor industry:
- power and area are the main limiting factors of chips, i.e., your budget:
- chip area is ultra expensive because there are sporadic errors in the fabrication process, and each error in any part of the chip can potentially break the entire chip. Although there areThe percentage of working chips is called the yield.In some cases however, e.g. if the error only affects single CPU of a multi-core CPU, then they actually deactivate the broken CPU after testing, and sell the worse CPU cheaper with a clear branding of that: this is called binning www.tomshardware.com/uk/reviews/glossary-binning-definition,5892.html
- power is a major semiconductor limit as of 2010's and onwards. If everything turns on at once, the chip would burn. Designs have to account for that.
- performance is the goal.Conceptually, this is basically a set of algorithms that you want your hardware to solve, each one with a respective weight of importance.Serial performance is fundamentally limited by the longest path that electrons have to travel in a given clock cycle.The way to work around it is to create pipelines, splitting up single operations into multiple smaller operations, and storing intermediate results in memories.
Wafer (electronics) Updated 2025-07-16
Semiconductor fabrication plant Updated 2025-07-16
They put a lot of expensive equipment together, much of it made by other companies, and they make the entire chip for companies ordering them.
Standard cell library Updated 2025-07-16
Basically what register transfer level compiles to in order to achieve a real chip implementation.
After this is done, the final step is place and route.
They can be designed by third parties besides the semiconductor fabrication plants. E.g. Arm Ltd. markets its Artisan Standard Cell Libraries as mentioned e.g. at: web.archive.org/web/20211007050341/https://developer.arm.com/ip-products/physical-ip/logic This came from a 2004 acquisition: www.eetimes.com/arm-to-acquire-artisan-components-for-913-million/, obviously.
The standard cell library is typically composed of a bunch of versions of somewhat simple gates, e.g.:and so on.
Each of those gates has to be designed by hand as a 3D structure that can be produced in a given fab.
Simulations are then carried out, and the electric properties of those structures are characterized in a standard way as a bunch of tables of numbers that specify things like:Those are then used in power, performance and area estimates.
Electronic design automation Updated 2025-07-16
A set of software programs that compile high level register transfer level languages such as Verilog into something that a fab can actually produce. One is reminded of a compiler toolchain but on a lower level.
The most important steps of that include:
- logic synthesis: mapping the Verilog to a standard cell library
- place and route: mapping the synthesis output into the 2D surface of the chip
There are unlisted articles, also show them or only show them.